Process and device requirements for mixed-signal integrated circuits in broadband networking, Journal of Telecommunications and Information Technology, 2004, nr 1 by Iniewski, Krzysztof et al.
Invited paper Process and device
requirements for mixed-signal integrated
circuits in broadband networking
Krzysztof Iniewski, Marek Syrzycki, and Sorin P. Voinigescu
Abstract — The paper describes the present status of the
broadband wireline infrastructure consisting of the backbone
core, metro rings, access network, local and storage area net-
works. Examples of various mixed-signal integrated circuits
are described. Based on these considerations required process
and device performance is extrapolated.
Keywords — CMOS, SiGe, InP, networking, WAN, MAN, SAN,
LAN, OEO conversion, cut-off frequency, manufacturability.
1. Introduction – broadband
network today
The convergence of voice, data and video onto a single
network combined with large global consumer and corpo-
rate appetite for internetworking is leading to installation
and upgrading of communication infrastructure worldwide.
The paper reviews recent trends in broadband infrastructure
deployment and shows future possible directions. Network-
ing integrated circuits (ICs), being the nuts and bolts of this
infrastructure build-up, are continuously evolving leading to
very complex electronic devices. The main theme of the
paper is to link dramatic changes in Internet network with
demands placed on IC design, IC processes and device per-
Fig. 1. Conceptual drawing of the broadband network.
formance that are needed in order to continue fuelling this
infrastructure growth.
The complexity of today’s global network infrastructure has
been primarily caused by the use of multiple networks, as
shown in Fig. 1, and multiple protocols:
• Access networks – networks for both consumers
and corporate customers to provide data, video
and voice to all required locations using time-
domain multiplexing (TDM), synchronous opti-
cal network (SONET), and asynchronous transfer
mode (ATM) [1].
• LANs – local area networks that connect PCs, work-
stations, printers and other devices inside a building
or campus, traditionally using Ethernet (10 Mbit/s,
100 Mbit/s and 1 Gbit/s) connections.
• SANs – storage area networks that connect backend
storage disks via high-speed interfaces using primar-
ily fiber channel (1 Gbit/s and 2 Gbit/s) protocols.
• MANs – metropolitan area networks that connect
data and voice traffic at the city level typically us-
ing SONET rings (OC-48/OC-1921).
• WANs (core, backbone) – wide area networks which
connect multiple corporate locations or cities across
long distances. ATM, SONET and IP are used in the
core of the network [2].
Access. Access networks need to carry both voice and
data. Voice is carried using well-known circuit-switching
techniques. Data is carried using multiple different tech-
nologies like TDM, integrated services digital network
(ISDN), ATM, plesio-synchronous digital hierarchy (PDH),
frame relay or digital subscriber loop (DSL). As data needs
to be merged with voice at some point in the network,
ATM is well suited for that purpose, being able to trans-
port reliably voice over SONET (fiber) or over DSL (copper
wire).
The access networks use different media for data trans-
mission: copper twisted pair wires, coaxial cables, op-
tical fibers or simply air in the case of wireless ac-
cess. Digital subscriber loop technology is becoming the
dominant technology for the transmission over the copper
wire, while cable modems are used for transmission over
1OC in SONET indicates optical carrier rate. The bandwidth of OC-48
is 2.488 Gbit/s while that of OC-192 is 9.953 Gbit/s.
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the coaxial cable. As very small percentage of businesses
and households has a direct fiber connection, fiber to the
home (FTTH) technology cannot be effectively deployed.
Instead, fiber to the curb (FTTC) is being considered due
to the progress in passive optical networks (PON) technol-
ogy which uses passive optical splitters to split the optical
signal from fiber to copper wires.
Enterprise. Ethernet rules local area networks. This well
known technology has managed to evolve from 10 Mbit/s
to 100 Mbit/s (fast Ethernet) to 1 Gbit/s (gigabit Eth-
ernet), and now to 10 Gbit/s, in a backwards compat-
ible fashion. Ethernet architects are already discussing
40 and 100 Gbit/s versions of this technology although
practical implementations are probably years away. Due
its popularity and massive deployment in LANs, Ethernet
is cheap. As a result it threatens other protocols in areas
outside LAN. In particular, optical Ethernet (running Eth-
ernet over optical fiber) might become popular in the fu-
ture in the access and metro networks shunning away ATM
and SONET.
Storage. Storage area networking is currently the fastest
growing segment of broadband deployment. While dis-
cussions continue on merits of network attached storage
(NAS) vs. storage area networks, both remain universally
deployed in large and very large corporations to store mas-
sive amounts of corporate data. Fiber channel is the dom-
inant protocol in SANs although iSCSI2 implementations
might threaten that dominant position in the future.
Metro. Current metropolitan infrastructure is primarily
based on SONET rings that carry ATM and IP traf-
fic [3, 4]. Future services might use various other tech-
nologies, such as next-generation SONET, optical Eth-
ernet, multi-service dense wavelength division multi-
plexing (DWDM), or multi protocol Lambda switching
(MPLS) [5, 6]. It needs to be pointed out that the impor-
tant function of metropolitan area networks is also to col-
lect wireless data traffic from third generation (3G) wireless
networks.
Core. Core networks require transmission over long dis-
tances, typically beyond 500 km, preferably beyond
5000 km. In traditional networks repeaters are used to re-
generate signals every 60–80 km [7, 8]. Long span without
repeaters can be also accomplished using optical amplifi-
cation enhanced by pulse shaping and error coding tech-
niques. Optical signals can be restored using Raman or
erbium doped fiber amplifiers (EDFAs). Future optical
techniques of ultra-long haul systems might use solitons,
which, due to their unique properties, can travel in optical
fiber over very long distances. It is also anticipated that op-
tical switching technology, probably based on MEMs struc-
tures, will replace electronic switching in the core of the
network [9].
2iSCSI is a new technology of running IP Internet Protocol over small
computer system interface (SCSI) protocol.
2. Mixed-signal integrated circuits
for broadband communication
Broadband communication ICs are semiconductor chips
that enable processing and transmission of voice, video and
data, in either electrical or optical form, from one location
to another across broadband Internet network.
Fig. 2. Classification of integrated circuits (right), networking
equipment (middle) using open interconnect system (OSI) model
(left).
Figure 2 summarizes the classification of integrated circuits
in broadband networking. The left column shows open
system interconnect (OSI) model hierarchy consisting of
the following layers:
• Layer 0 or media layer. An example of network-
ing technology is wavelength division multiplexing
(WDM), an example of networking equipment is
a WDM terminal, and an example of an integrated
circuit is trans-impedance amplifier (TIA).
• Layer 1 or physical layer. An example of networking
technology is SONET transport, an example of net-
working equipment is SONET add/drop multiplexer
(ADM), and an example of an integrated circuit is
SONET SERDES3.
• Layer 2 or data link layer. An example of network-
ing technology is ATM, an example of networking
equipment is ATM switch, and an example of an
3SERDES – to SERialize and DE-Serialize. MUX/DE-MUX type IC
device that converts parralel data stream into a serial one.
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integrated circuit is ATM cell segmentation and re-
assembly (SAR) device.
• Layer 3 or networking layer. An example of network-
ing technology is IP routing, an example of network-
ing equipment is a core router, while an example of
an integrated circuit is network processor.
After OSI model has been introduced and networking
equipment has been broadly classified, we can discuss the
role of integrated circuits in the networking gear. Integrated
circuits typically perform the following functions:
• Coding, modulation, and amplification of electrical
signals for transmission through physical medium
(optical fiber, twisted pair copper wire, coaxial ca-
ble). Also in reverse direction: de-coding, de-
modulation and equalization for reception of elec-
trical signals. These devices are typically referred
to as physical medium devices (PMDs) and physi-
cal layer devices (PHYs), and are considered to be
Layer 1 devices in the OSI protocol stack. These
devices are either completely analog or mixed-signal
with significant analog content.
• Data formatting into frames or cells using prede-
fined protocols (ATM, Ethernet, fiber channel, etc.).
These devices are typically referred to as framers or
mappers, and are considered to be Layer 2 devices.
These devices are providing digital processing and
the only analog/mixed-signal circuitry they require is
high-speed serial links used for chip-to-chip commu-
nication.
• Data-packet processing. Processing functions in-
clude protocol conversion, packet forwarding, polic-
ing, look-up, classification, encryption, and traffic
management [10–12]. These devices are typically
referred to as network processors, classification en-
gines or traffic managers, and are considered to be
Layer 3 devices. Typically they are purely digital
devices that use highly parallel I/O interfaces.
2.1. PMD and PHY mixed-signal devices
In general, physical medium dependent devices are being
used for I/O interfacing to physical media, like fiber, cop-
per wire or coaxial cable. Typically they are data protocol
independent as they deal only with physical effects and elec-
trical signals. PMDs include devices such as amplifiers for
photo-detectors or drivers for lasers. PMD devices require
analog design expertise.
Physical layer devices are responsible for defining how
the traffic will be transported from one location to an-
other. PHY devices include SONET SERDES blocks,
clock and data recovery (CDR) circuits [14, 15], Ethernet
transceivers [16], cable and xDSL modems chips [17, 18].
The most critical parameters for these devices are related
to timing jitter. PHY devices have to comply with elabo-
rate specification for the amount of jitter being generated
(intrinsic jitter), the amount of jitter the device can toler-
ate at its input (jitter tolerance), and the transfer charac-
teristics of the output jitter vs. applied input jitter (jitter
transfer). Different jitter specifications exist for different
transport technologies (SONET, Ethernet or fiber channel)
making it difficult to implement the same phase-lock loop
design in different devices.
2.2. Optical to electrical to optical conversion
Most of network communication in wide area network is
carried on optical fibers while most networking in local area
networks relies on electronic devices and transport along
electrical wires [13]. As a result, the optical to electrical to
optical (O-E-O) conversion process is required in numerous
places in the modern broadband network. We will use
the O-E-O link example to illustrate further challenges in
mixed-signal IC design. Figure 3 shows an optical module
containing a number of PMD and PHY devices.
Fig. 3. Optical module for O-E-O conversion containing optical
devices (laser and photodiode), analog circuits (laser driver and
trans-impedance amplifier), and the mixed-signal IC.
The optical signal is received by a photo-diode. Both PIN
and avalanche photo diodes (APD) are used for that pur-
pose. Since the photodiode produces photo-current I while
most electronic devices require voltage signal V, the con-
version from I to V is done by a PMD device called trans-
impedance amplifier. While converting from current to
voltage the amplifier also amplifies the signal. It is im-
portant to note that TIA is extremely noise sensitive, as
it deals with very small currents in the range of a few
pico amperes (pA). Due to this noise sensitivity TIA is the
hardest element to integrate with other ICs in the optical
module.
After an I-to-V conversion a voltage signal is ready for
further processing. In some cases the amplitude of the
signal coming out of the TIA is too small and requires ad-
ditional amplification by the limiting amplifier (not shown
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in Fig. 3), the output of which will provide constant signal
amplitude regardless of the strength of the optical signal
being converted. The limiting amplifier is another example
of a PMD device.
The signal from the limiting amplifier is received by the
clock and data recovery block inside SERDES IC. The CDR
block recovers the clock from the NRZ data stream using
analog phase-lock loop techniques. The jitter tolerance of
a CDR is typically the most challenging parameter to be
met in commercial products, because it has to comply with
stringent networking standards4. After clock recovery, the
signal needs to be de-serialized to lower rates. The cir-
cuitry that performs this function is called a de-multiplexer
(de-mux) or de-serializer, and is also typically a part of the
SERDES IC. Using the recovered clock and lower speed,
further digital processing of the parallel data can be per-
formed in a follow-up Layer 2 digital device.
Similar processing occurs in the reverse, egress direction.
The data generated by a Layer 2 device is being serial-
ized using a multiplexer (mux) or serializer device. Clock
multiplication unit (CMU) is used to generate high purity
reference clock for data transmission. The entire SERDES
operation is summarized in Fig. 4.
Fig. 4. Schematic block diagram of SERDES IC device that in-
corporates analog I/O receive and transmit blocks, clock and data
recovery (CDR), clock multiplication phase-locked loop (CMU),
mux and de-mux, and parallel digital I/O block. FF indicates
a flip flop, as two critical flip-flops are shown that are used to
re-time the data in the transmit direction and clean up the receive
data using the CDR supplied recovered-clock.
The data transmitted from SERDES reaches a PMD device
called a laser driver. The laser driver in turn modulates the
laser itself, effectively converting the electrical signal into
an optical one.
A laser driver has to meet very specific requirements that
are somewhat different from those imposed on other PMD
4Each networking protocol, like SONET or Ethernet, defines different
criteria for jitter requirements.
components. It has to operate at the same high-date rate
as other devices but it must deliver higher voltage swings
as well. The requirement for higher voltage swing is due
to currently available laser structures. For example, con-
ventional Mach-Zehnder (MZ) or eletro-absorption (EA)
structures require voltage swings of 5 V or more to achieve
very good extinction ratio.
3. Device requirements
for broadband circuits
While the current broadband infrastructure runs at the rates
of up to 10 Gbit/s, the future network will require process-
ing at 40 Gbit/s and beyond [19, 20]. It is generally ac-
cepted that 40 Gbit/s data rates are currently in the realm
of SiGe, GaAs or InP technologies due to their fundamen-
tal device properties (high mobility, transconductance and
breakdown) [21]. However, for a given technology node,
the mainstream CMOS technology shows potential com-
petitive advantages in terms of cost, level of integration
and power dissipation as technology scaling enables both
increased functionality and speed (frequency) in integrated
circuits. It is vital to predict at which point CMOS perfor-
mance will be sufficient to produce 40 Gbit/s circuits.
Cut-off frequency fT is a critical parameter for transistor
performance. It is defined as the frequency at which the
transistor voltage gain becomes unity; fT is frequently used
for speed comparison between various semiconductor pro-
cesses. Figure 5 presents fT data for NMOS, PMOS and
SiGe HBT transistors as a function of lithographic feature
size [20].
Fig. 5. Cut-off frequency data as a function of lithographic
feature size for NMOS, PMOS, and SiGe npn transistors.
The plots in Fig. 5 represent measured data up to 0.13 µm
and simulation-based extrapolated data up to 90 nm. All
MOSFET and SiGe HBT measured data represent maxi-
mum fT at the best possible bias point. For MOSFETs
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the optimum bias point is: VGS = VDS = VDD. For example,
in a 0.13 µm NMOSFET at VDS = 0.4 V and VGS = 0.65 V
(low bias) the measured fT is 70 GHz, while the maximum
cut-off frequency is around 80 GHz. It is interesting to
note that even at low bias MOSFET cut-off frequency is
still higher than that of SiGe HBT biased at VCE = 0.4 V.
Some interesting observations can be drawn from Fig. 5.
First, NMOS device has a 2 × speed advantage over PMOS.
This well-known result reminds us that all fast CMOS cir-
cuits will continue to rely on NMOS design in high-speed
paths of operation using PMOS devices only for biasing
and loading. Second, SiGe devices retain a 2 × speed ad-
vantage over NMOS transistors. Or, to put it in a different
perspective, CMOS process is behind SiGe, typically by
two generations.
It is instructive to compare the predictions of the Inter-
national Technology Roadmap for Semiconductors (ITRS)
with the measured data [20]. This comparison is presented
in Table 1.
Table 1
Cut-off frequency versus process feature size∗
Cut-off Cut-off Cut-off
Process feature frequency frequency frequency
size [nm] [GHz] [GHz] [GHz]
ITRS 1999 ITRS 2001 data from
Fig. 2 [20]
180 20 – 50
150 25 132 –
130 30 149 80
90 40 225 –
65 – 371 120
∗ Data compiled from International Technology Roadmap
for Semiconductors presented in 1999 and 2001. The data
from reference [20] is included for comparison.
Clearly, the predictions made in 1999 were very pessimistic,
while the subsequent correction in 2001 overly optimistic.
In fact, a comparison between ITRS 1999 and ITRS 2001
indicates astonishing differences – the values predicted
in 2001 are approximately 5 times higher than those pre-
dicted in 1999 for the same feature size.
4. Process requirements
In the recent years advanced CMOS processes could com-
pete with early SiGe implementations as the cost of mask
making was not a major economic factor. For example,
0.18 µm CMOS was competitive to 0.35 µm SiGe process
by virtue of offering similar performance in a well-known
CMOS design and process environment. This trend might
change in the future as the cost of mask making rapidly in-
creases with feature size reductions5. With non-recurring
engineering charges (NRE) for mask making reaching over
one million dollars for 90 nm CMOS process it will likely
be more cost effective to manufacture ICs in 0.18 µm SiGe
process rather than in 90 nm CMOS. Based on the cut-off
frequency data presented in both processes one can ex-
pect similar high-frequency performance. The only appli-
cation driving the 90 nm CMOS process option would be
digital devices with extremely high (over 10 million) gate
count.
The operation frequency of real circuits is lower than the
pure device speed metrics because real circuits have to
drive a heavy fan-out load in addition to device and in-
terconnect parasitics. One popular circuit speed metric for
high performance microprocessor design is the FO4 delay,
where a CMOS inverter drives a load of fan-out of four.
Although FO4 delay is a different parameter than fT , both
are very strongly correlated. For clarity we will continue
to use the cut-off frequency fT as a measure of the speed
of the process.
Without design innovations, the achievable operation fre-
quency of circuits is around fT /10. With some design in-
novations it is possible to design circuits up to fT /4. In
fact a review of the papers published in the Journal of
Solid-State Circuits during the last 5 years indicates that
state-of-the-art circuits have their frequency of operation
somewhere between fT /10 and fT /2. However, it has to
be pointed out that some of the circuits published in the
literature are of academic nature, and are not proven to
work across PVT (process, voltage, temperature) or lack
experimental evidence as they are simulation based only.
It is therefore reasonable to assume that for commercial
products with reasonable yield the maximum frequency of
operation is limited by fT /4.
Using this fT /4 metric and the results of Fig. 5 we can draw
the following conclusions:
• 10 Gbit/s circuits can be fabricated in the 0.18 µm
CMOS process with fT of 50 GHz (there are in fact
commercial products which accomplish this perfor-
mance).
• 20 Gbit/s circuits can be fabricated in the 0.13 µm
CMOS process with fT of 80 GHz (although com-
mercial demand for 20 Gbit/s circuits is not clear).
• Even the 65 nm CMOS process with fT of 120 GHz
might not be fast enough to manufacture 40 Gbit/s
circuits. On the other hand advanced SiGe process
at 0.18 µm has fT of 160 GHz, which should be
sufficient for 40 Gbit/s applications.
The simple fT /4 metric can obviously be used only as a ba-
sic figure of merit. More detailed considerations are re-
quired, in particular for modern CMOS processes which
use strained silicon and silicon on insulator (SOI) options.
5Typically NRE charges for mask making double from generation to
generation.
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In fact, one can argue that for analog circuits the maxi-
mum frequency of oscillations fmax6 is equally important
in the determination of the maximum frequency of circuit
operation.
Further improvements in MOSFET cutoff and, especially,
oscillation frequencies can be achieved using SOI sub-
strates, which increase channel mobility, gate control of the
channel and significantly reduce source-bulk and drain-bulk
capacitance [22]. The latter two are the dominant capac-
itive elements in Si MOSFETs at 130 nm and below, and
cannot be properly scaled in bulk CMOS processes. Fur-
ther 30% to 50% improvement in both electron and hole
mobilities can be accomplished by using strained Si and
SiGe channels on virtual substrate wafers. It is likely that
a 90 nm SOI CMOS process incorporating strained silicon
channels and reduced parasitic back-end will be adequate
for 40 Gbit/s CDR blocks and SERDES ICs operating with
full-rate 40 GHz clocks and sub 1.2 V supply.
CMOS scaling down to 90 nm exacerbates several well-
known challenges. For digital applications, these include
short channel effects, controlling threshold voltage and
exponentially increasing leakage currents due to both
source/drain and gate currents. For analog circuits addi-
tional challenges include IV linearity, low noise character-
istics, and transistor matching. To solve these challenges
new transistor structures will likely be needed for the 65 nm
process generation and below. These include, but are not
limited to, ultra-thin body SOI, band-gap engineered tran-
sistors (strained Si and SiGe), FinFETs or vertical struc-
tures. Only these new structures offer hope of reaching
100 Gbit/s rates in silicon, otherwise InP based devices
will have to be used to overcome that speed barrier.
Fig. 6. The cut-off frequency fT and the maximum oscillation
frequency fmax for 1 µm × 4.2 µm InP and 0.2 µm × 10 µm
SiGe HBTs.
To show the potential behind InP technology Figs. 6 and 7
show the measured fT and fmax data for various high-speed
6The maximum frequency of oscillations fmax is defined as the fre-
quency at which power gain is equal to 1.
devices. Figure 6 contains the data for 1 µm×4.2 µm InP
and 0.2 µm×10 µm SiGe HBTs. The InP device achieves
higher maximum cut-off frequency of 170 GHz compared
to 160 GHz for the SiGe device, and significantly higher
maximum oscillation frequency of 200 GHz compared to
130 GHz for the SiGe device.
Fig. 7. The cut-off frequency fT and the maximum oscil-
lation frequency fmax 0.13 µm × 20 µm silicon NMOSFET,
0.15µm× 50 µm GaAs PHEMT and 1 µm× 4.2 µm InP HEMT.
Figure 7 contains similar data for 0.13 µm × 20 µm sil-
icon NMOSFET, 0.15 µm × 50 µm GaAs PHEMT 7 and
1 µm × 4.2 µm InP HEMT. Although the slowest among
all the devices shown, NMOSFET exhibits a pretty good
high-frequency performance with the peak cut-off fre-
quency of over 80 GHz and the maximum frequency of
oscillations of 110 GHz. Finally, although not shown in
Figs. 6 and 7, it needs to be mentioned that 0.1 µm InP
HEMT device achieves fmax of over 300 GHz.
5. Design for manufacturability (DFM)
of mixed-signal IC’s
Intensive scaling down of transistor/wire feature size and
supply and signal voltage levels in ICs generates enhanced
interest in circuit manufacturability and yield. This has be-
come of particular importance for analog and mixed-signal
blocks of CMOS IC systems that are much more sensitive
to noise and process variations than digital parts.
The classical yield-optimization approaches developed for
digital ICs focus on taking into account the effects of man-
ufacturing defects (lithography defects or spot defects) and
manufacturing process variations that result in a spread of
electrical performance. Spot defects are quite reliably mod-
eled as spots of extra or missing material, introduced into
the process by the inaccuracies of technological operations.
7HEMT – high electron mobility transistor, a popular high-speed struc-
ture for III-V based transistors.
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These spot defects can cause shorts or/and breaks in ICs,
causing catastrophic defects that degrade IC yield. Possi-
ble yield degradation due to spot defects can be evaluated
using the critical area approach [23, 24]. This methodol-
ogy requires adetailed knowledge of defect size distribution
in a given technology and circuit layout. Currently, this
method finds application in evaluating the potential yield
of digital cell libraries offered by different vendors [25].
Estimation of IC yield that takes manufacturing process
variations into account should be based on measured pro-
cess statistics and physical layer (device and circuit level)
models that allow statistical modeling of circuit perfor-
mance versus statistical process variations. This method-
ology is focused on predicting parametric yield, i.e. the
yield resulting from the variation of electrical perfor-
mance. The Monte-Carlo simulation [26] approach is usu-
ally computationally-intensive, which limits its applica-
tion to circuits containing a relatively small number of
MOS transistors. The corner analysis is a simplified way
that takes manufacturing process variations into account
and includes them sufficiently early in the circuit simula-
tion; it is the one that is practically used throughout the
industry.
In digital circuitry spot defects are the major source of
catastrophic yield loss. However, the mixed-signal circuits
featuring layout with usually larger feature sizes and not as
densely packed as digital circuits, are much less affected
by spot defects. Instead, they are more prone to parametric
faults (and, as a result, parametric yield loss) that originate
from such factors as manufacturing process variations, cir-
cuit layout (producing various parasitics), or digital noise
propagation through the substrate. Consequently, the pre-
dictability of the parametric yield of mixed-signal blocks
should include a concerted effort totake suspected yield-
degrading effects into account as early as possible in the
design flow.
It is expected that corner analysis will remain a valuable
design tool to estimate the parametric yield of mixed-signal
circuits. The validity of this analysis depends to a large ex-
tend on the quality of corner models. Most of the corner
models used in the industry reflect 3-s (s = standard de-
viation) changes in the digital circuit performance (usually
speed vs. power consumption) due to process variations.
These models are also routinely used for evaluating the
manufacturability of mixed-signal circuits. How adequate
they are for the mixed-signal circuits, remains an open ques-
tion. New corner models reflecting changes in mixed-signal
performance would be more adequate for more accurate
parametric yield prediction.
Our experience in mixed-signal CMOS design shows that
circuit layout has been one of the major factors contribut-
ing to circuit performance and circuit sensitivity [27]. Dif-
ferent layout styles may result in different parasitics and
different defect tolerances. Considering different layout so-
lutions requires multiple layout designs, followed by layout
extraction and post-layout simulation – a scenario that can
not be easily achieved under the time to market pressure.
It is believed, however, that this limitation can be mitigated
through the automation of layout design of CMOS mixed-
signal blocks.
Designing a high quality analog and mixed-signal circuit
layout requires usually a human expert and is not a quick
procedure. On the other hand, any attempt to automate
the process must rely on some degree of layout regularity.
But the regularity may be hard to achieve in mixed-signal
circuits, where most of the MOS transistors have unique
aspect ratios (W/L), and many of the transistors must have
their I-V characteristics matched. The solution lies in adapt-
ing the fully-stacked analog CMOS layout approach [28].
In this technique, MOS transistors are placed in stacks, fre-
quently sharing their sources and drains to minimize par-
asitic capacitances associated with implanted source/drain
regions. Placing MOS transistors in stacks becomes possi-
ble due to initial transistor splitting along the channel width,
so that a single MOS transistor featuring the channel width,
W , is implemented as a parallel connection of NMOS tran-
sistor segments, each featuring channel width of W/N. The
fully-stacked CMOS layout technique exploits grouping of
MOS transistor segments with similar channel widths into
stacks of equal height, that can be later positioned using
one of the known placement and routing techniques. The
fully-stacked CMOS layout allows also precise MOS tran-
sistor matching using common-centroid geometry.
Early attempts [29] to automate mixed-signal CMOS IC
layout design aimed at making use of the fully-stacked lay-
out that – by its own nature – minimized drain-substrate
and source-substrate p-n junction capacitances. But it is not
only the capacitances that need to be minimized. A very
compact fully-stacked layout usually requires a more com-
plex metal interconnection pattern. Since metal intercon-
nects constitute another source of parasitic capacitances, the
challenge is in making an intelligent tradeoff between the
compactness of the fully-stacked layout and the number and
lengths of metal interconnects, which is a tradeoff between
p-n junction capacitances, and metal wire-to-substrate ca-
pacitances. The new methodology [30] proposes to use an
automated layout design tool to generate multiple layouts
of the same circuit, followed by a post-layout extraction
and circuit simulation to evaluate circuit performance, and
to choose the most effective layout solution. The same ap-
proach can be coupled in future with the manufacturability
analysis of mixed-signal CMOS ICs.
As mixed-signal circuits grow in complexity, the need
for development of behaviour-level models of mixed-signal
blocks rises dramatically. These models can aid in efficient
mixed-signal system design through proper system parti-
tioning and mixing behaviour-level and circuit-level sim-
ulation within the same CAD tool. Behavioural models
can be customized to allow statistical simulation, as well
as noise modeling. However, technology-specific system
implementations do require substantial model building and
model characterization activity to fully utilize potential ben-
efits that come from the use of behaviour-level design for
manufacturability.
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